



**Genesys Logic, Inc.**

---

**GL823K**

**USB 2.0 SD/MSPRO Card Reader**

**Controller**

**Datasheet**

台湾创惟科技股份有限公司  
香港TWG电子有限公司 (创惟科技国内最大代理商)  
Stephen(丘宗文) Mobile:136 9217 6249  
QQ:327857878 Email: Stephen@twg-hk.com

**Revision 1.00**  
**Jun. 13, 2014**

## Copyright

Copyright © 2014 Genesys Logic, Inc. All rights reserved. No part of the materials shall be reproduced in any form or by any means without prior written consent of Genesys Logic, Inc.

## Ownership and Title

Genesys Logic, Inc. owns and retains of its right, title and interest in and to all materials provided herein. Genesys Logic, Inc. reserves all rights, including, but not limited to, all patent rights, trademarks, copyrights and any other propriety rights. No license is granted hereunder.

## Disclaimer

All Materials are provided “as is”. Genesys Logic, Inc. makes no warranties, express, implied or otherwise, regarding their accuracy, merchantability, fitness for any particular purpose, and non-infringement of intellectual property. In no event shall Genesys Logic, Inc. be liable for any damages, including, without limitation, any direct, indirect, consequential, or incidental damages. The materials may contain errors or omissions. Genesys Logic, Inc. may make changes to the materials or to the products described herein at anytime without notice.

台湾创惟科技股份有限公司  
香港TWG电子有限公司 (创惟科技国内最大代理商)  
Stephen(丘宗文) Mobile:136 9217 6249  
QQ:327857878 Email: Stephen@twg-hk.com



## Revision History

Revision	Date	Description
1.00	06/13/2014	First formal release

## Table of Contents

<b>CHAPTER 1 GENERAL DESCRIPTION .....</b>	<b>6</b>
<b>CHAPTER 2 FEATURES.....</b>	<b>7</b>
<b>CHAPTER 3 PIN ASSIGMENT .....</b>	<b>8</b>
3.1 Die Outline Drawing .....	8
3.2 Pad Description .....	9
3.3 SSOP16 Pinout .....	10
3.4 Pin Description .....	11
<b>CHAPTER 4 BLOCK DIAGRAM .....</b>	<b>12</b>
4.1 OCCS USB PHY .....	12
4.2 SIE .....	12
4.3 EPFIFO .....	12
4.4 MCU .....	12
4.5 MHE .....	13
4.6 Regulator .....	13
4.7 PMOS .....	13
<b>CHAPTER 5 ELECTRICAL CHARACTERISTICS .....</b>	<b>14</b>
5.1 Temperature Conditions.....	14
5.2 Operating Conditions .....	14
5.3 Memory Card Clock Frequency .....	14
<b>CHAPTER 6 PACKAGE DIMENSION .....</b>	<b>15</b>

## List of Figures

<b>Figure 3.1 – Die Outline (Top View) .....</b>	<b>8</b>
<b>Figure 3.2 – SSOP 16 Pinout Diagram .....</b>	<b>10</b>
<b>Figure 6.1 – SSOP 16 Pin Package (150 mil).....</b>	<b>15</b>

## List of Tables

<b>Table 3.1 – Die Dimensions .....</b>	<b>8</b>
<b>Table 3.2 – Pad Information .....</b>	<b>9</b>
<b>Table 3.3 – Pin Description .....</b>	<b>11</b>
<b>Table 4.1 – Functional Block Diagram .....</b>	<b>12</b>
<b>Table 5.1 – Temperature Conditions.....</b>	<b>14</b>
<b>Table 5.2 – Operating Conditions .....</b>	<b>14</b>
<b>Table 5.3 – SD/MMC Card Clock Frequency .....</b>	<b>14</b>
<b>Table 5.4 – MS PRO Card Clock Frequency .....</b>	<b>14</b>

## CHAPTER 1 GENERAL DESCRIPTION

The GL823K is a USB 2.0 Single-LUN card reader controller which can support SD/MMC/MSPRO Flash Memory Cards. It supports USB 2.0 high-speed transmission to Secure Digital<sup>TM</sup> (SD), SDHC, SDXC, miniSD<sup>TM</sup>, microSD<sup>TM</sup>(T-Flash), MultiMediaCard<sup>TM</sup> (MMC), RS MultiMediaCard<sup>TM</sup> (RS MMC), MMCmicro , HS-MMC, MMCmobile, Memory Stick PRO<sup>TM</sup> (MS PRO), Memory Stick PRO<sup>TM</sup> Duo (MS PRO Duo), Memory Stick PRO-HG<sup>TM</sup> (MS PRO-HG), MS Micro (M2) on one chip. As a single chip solution for USB 2.0 flash card reader, the GL823K complies with Universal Serial Bus specification rev. 2.0, USB Storage Class Specification ver.1.0, and each flash card interface specification.

The GL823K integrates a high speed 8051 microprocessor and a high efficiency hardware engine for the best data transfer performance between USB and flash card interfaces. Its pin assignment design fits to card sockets to provide easier PCB layout. Inside the chip, it integrates 5V to 3.3V regulator, 3.3V to 1.8V regulator and power MOSFETs and it enables the function of on-chip clock source (OCCS) which means no external 12MHz XTAL is needed and that effectively reduces the total BOM cost.

The GL823K implements USB disconnect function; it can be used for Mobile cable/ OTG reader/ PC card reader application

## CHAPTER 2 FEATURES

- USB specification compliance
  - Comply with 480Mbps Universal Serial Bus specification rev. 2.0
  - Comply with USB Storage Class specification rev. 1.0
  - Support one device address and up to four endpoints: Control (0)/Bulk Read (1)/Bulk Write (2)/Interrupt (3)
- Integrated USB building blocks
  - USB2.0 transceiver macro (UTM), Serial Interface Engine (SIE), Build-in power-on reset (POR) and low-voltage detector (LVD)
- Embedded 8051 micro-controller
  - Operate @ 60 MHz clock, 12 clocks per instruction cycle
  - Embedded mask ROM and internal SRAM
- Secure Digital<sup>TM</sup> (SD) and MultiMediaCard<sup>TM</sup> (MMC)
  - Supports SD specification v1.0 / v1.1 / v2.0 / SDHC (Up to 32GB)
  - Compatible with SDXC (Up to 2TB)
  - Supports MMC specification v3.x / v4.0 / v4.1 / v4.2
  - Supports 1 / 4 bit data bus
- Memory Stick PRO / Memory Stick PRO Duo / Memory Stick PRO-HG / MS Micro (M2)
  - Compliant with Memory Stick Series Specification: MS PRO v1.05, MS PRO-HG Duo 1.03, MS Micro (M2) v1.06
  - Support 4bit data bus
- Support boost mode for SD3.0 for better performance
- Support non-SD Card Detect pin, non-MS Insertion/Removal pin design to save BOM cost
- Support non-SD Write Protection pin design to save BOM cost
- Support LED function to indicate power and access status
- On chip clock source and no need of 12MHz Crystal Clock input
- On-Chip 5V to 3.3V and 3.3V to 1.8V regulators
- On-Chip power MOSFET for supplying flash media card power
- Support USB disconnection by memory card unplug or manual switch for Mobile cable/ OTG reader/ PC card reader application
- Available in SSOP16 package (150 mil) and wafer for COB

## CHAPTER 3 PIN ASSIGNMENT

### 3.1 Die Outline Drawing




Figure 3.1 – Die Outline (Top View)

Table 3.1 – Die Dimensions


Characteristic	Dimensions
Die Size (without scribe line)	1024.8μm x 725.76μm
Minimum Pad Opening	59.64μm x 58.8μm
Minimum Pad Pitch	71.4μm
Cutting line	60μm

### 3.2 Pad Description

**Table 3.2 – Pad Information**

PAD #	Name	Description	X-axis	Y-axis	Pitch
1	D1	SD/MS data 1 signal	651	36.54	
2	D0	SD/MS data 0 signal	726.6	36.54	75.6
3	CLK	SD/MS clock signal	802.2	36.54	75.6
4	CMD	SD command/MS BS signal	877.8	36.54	75.6
5	D3	SD/MS data 3 signal	953.4	36.54	75.6
6	D2	SD/MS data 2 signal	963.06	154.56	118.0
7	PMOS	Memory Card power	958.86	228.06	73.5
8	VSS	Digital power ground	958.86	299.46	71.4
9	VDD	Digital 3.3V power source	958.86	370.86	71.4
10	5V	VBUS 5V input	958.86	446.46	75.6
11	GPIO	General Purpose I/O	953.4	664.02	217.6
12	LED	Access LED	877.8	664.02	75.6
13	VDDA	Analog 3.3V power source.	250.1688	669.2112	627.6
14	VSSA	Analog power ground	178.7688	669.2112	71.4
15	DP	USB 2.0 D+	107.3688	669.2112	71.4
16	DM	USB 2.0 D-	35.9688	669.2112	71.4

### 3.3 SSOP16 Pinout



**Figure 3.2 – SSOP 16 Pinout Diagram**

### 3.4 Pin Description


**Table 3.3 – Pin Description**

Pin Name	PIN NO.	Type	Description
<b>Power/Ground</b>			
VDDA	13	P	USB2.0 PHY 3.3V power source.
VDD	9	P	Digital 3.3V power source
VSS	1,14	P	Power ground
5V	10	P	VBUS 5V input
PMOS	8	P	Card power 200mA
<b>USB PHY Interface</b>			
DP	15	A	USB 2.0 D+
DM	16	A	USB 2.0 D-
<b>Memory Card Interface</b>			
CLK	4	O	SD/MS clock signal
CMD	5	B	SD command/MS BS signal
D0	3	B	SD/MS data 0 signal
D1	2	B	SD/MS data 1 signal
D2	7	B	SD/MS data 2 signal
D3	6	B	SD/MS data 3 signal
<b>Others</b>			
GPIO	11	I, pu	General Purpose I/O
LED	12	O	Access LED

**Notation:**

<b>Type</b>	<b>O</b>	Output
	<b>I</b>	Input
	<b>B</b>	Bi-directional
	<b>pu</b>	internal pull-up when input
	<b>pd</b>	internal pull-down when input
	<b>P</b>	Power / Ground
	<b>A</b>	Analog

## CHAPTER 4 BLOCK DIAGRAM



**Table 4.1 – Functional Block Diagram**

### 4.1 OCCS USB PHY

The USB 2.0 Transceiver Macrocell is the analog circuitry that handles the low level USB protocol and signaling, and shifts the clock domain of the data from the USB 2.0 rate to one that is compatible with the general logic. On chip clock source and no need of 12MHz Crystal Clock input.

### 4.2 SIE

The Serial Interface Engine, which contains the USB PID and address recognition logic, and other sequencing and state machine logic to handle USB packets and transactions.

### 4.3 EPFIFO

Endpoint FIFO includes Control FIFO (FIFO0) and Bulk In/Out FIFO

- **EP0 FIFO** FIFO of control endpoint 0. It is 64-byte FIFO and used for endpoint 0 data transfer.
- **Interrupt FIFO** 64-byte depth FIFO of endpoint 3 for status interrupt
- **Bulk FIFO** It can be in the TX mode or RX mode:
  1. It contains ping-pong FIFO (512 bytes each bank) for transmit/receive data continuously.
  2. It can be directly accessed by micro-controller

### 4.4 MCU

8051 micro-controller inside.

- **8051 Core** Compliant with Intel 8051 high speed micro-controller
- **ROM** FW code on ROM
- **SRAM** Internal RAM area for MCU access

#### 4.5 MHE

- **MIF** Media Interface: SD/MMC
- **MCFIFO** It can access by MCU for memory card short data packet.

#### 4.6 Regulator

- **5V to 3.3V** Band Gap Regulator for stable voltage supply for USB PHY, PMOS
- **3.3V to 1.8V** For core logic and internal memory.

#### 4.7 PMOS

On-Chip power MOSFETs for memory card power

## CHAPTER 5 ELECTRICAL CHARACTERISTICS

### 5.1 Temperature Conditions

**Table 5.1 – Temperature Conditions**

Parameter	Value
Storage Temperature	-65°C to +150 °C
Operating Temperature	0°C to +70 °C

### 5.2 Operating Conditions

**Table 5.2 – Operating Conditions**

Parameter	Value
Supply Voltage	+4.75V to +5.25V
Ground Voltage	0V

### 5.3 Memory Card Clock Frequency


**Table 5.3 – SD/MMC Card Clock Frequency**

Parameter	Description	Max.	Unit
F <sub>ID</sub>	Clock frequency Identification Mode	187	KHz
F <sub>DS</sub>	Clock frequency Default Speed Mode	24	MHz
F <sub>HS</sub>	Clock frequency High Speed Mode	48	MHz
F <sub>UHS</sub>	Clock frequency Ultra High Speed Mode (SD only)	80	MHz

**Table 5.4 – MS PRO Card Clock Frequency**

Parameter	Description	Max.	Unit
F <sub>DS</sub>	Clock frequency Default Speed Mode	20	MHz
F <sub>MSP</sub>	Clock frequency MS PRO 4bit Mode	40	MHz
F <sub>MSPHG</sub>	Clock frequency MS PRO HG 4bit Mode	40	MHz

## CHAPTER 6 PACKAGE DIMENSION



SYMBOL	DIMENSION MM (MIL)		
	MIN.	NOM.	MAX.
A	---	---	1.75 (68.9)
A1	0.10 (3.9)	---	0.25 (9.8)
A2	1.30 (51.2)	1.40 (55.1)	1.50 (59.1)
b	0.20 (7.9)	---	0.30 (11.8)
b1	0.20 (7.9)	0.25 (9.8)	0.28 (11.0)
c	0.18 (7.1)	---	0.25 (9.8)
c1	0.18 (7.1)	---	0.23 (9.1)
D	4.90 (192.9) BSC		
e	0.635 (25.0) BSC		
E	6.00 (236.2) BSC		
E1	3.90 (153.5) BSC		
h	0.25 (9.8)	0.42 (16.5)	0.50 (19.7)
L	0.40 (15.7)	0.635 (25.0)	1.27 (50.0)
L1	1.05 (41.3) REF		
R1	0.15 (5.9)	0.20 (7.9)	0.25 (9.8)
R2	0.15 (5.9)	0.20 (7.9)	0.25 (9.8)
y	---	---	0.10 (3.9)
$\theta$	0°	4°	8°
$\theta 1$	0°	---	---
$\theta 2$	7° TYP		
$\theta 3$	7° TYP		

NOTE: 1. REFER TO JEDEC MO-137  
2. ALL DIMENSIONS IN MILLIMETERS.





Figure 6.1 – SSOP 16 Pin Package (150 mil)